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The present invention is directed to methods and apparatus 
relating to an accelerometer electrical signal recorder and 
playback module. The recorder module may be manufac- 
tured in lightweight configuration and includes analog 
memory components to store data. Signal conditioning 
circuitry is incorporated into the module so that signals may 
be connected directly from the accelerometer to the recorder 
module. A battery pack may be included for powering both 
the module and the accelerometer. Timing circuitry is 
included to control the time duration within which data is 
recorded or played back so as to avoid overloading the 
analog memory components. Multiple accelerometer signal 
recordings may be taken simultaneously without analog to 
digital circuits, multiplexing circuitry or software to com- 
pensate for the effects of multiplexing the signals. 
7 Claims, 2 Drawing Sheets 
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ACCELERATION RECORDER AND 
PLAYBACK MODULE 
ORIGIN OF THE INVENTION 
The invention described herein was made by an employee 
of the United States Government and may be manufactured 
and used by or for the Government of the United States of 
America for governmental purposes without the payment of 
any royalties thereon or therefor. 
This is a division of application Ser. No. 07/940,420 U.S. 
Pat. No. 5,359,896, filed Sep. 3, 1992. 
TECHNICAL, FIELD 
The present invention relates to apparatus and method for 
recording machine vibration. More specifically, the present 
invention is directed to a solid state analog acceleration 
recorder and playback module having significant advantages 
over conventional recorders. 
BACKGROUND ART 
Vibration analysis has been used for years to provide a 
determination of the proper functioning of different types of 
machinery, including rotating machinery and rocket engines. 
A determination of a malfunction, if detected at a relatively 
early stage in its development, will allow changes in oper- 
ating mode or a sequenced shut down of the machinery prior 
to a total failure. Such preventative measures result in less 
extensive and/or less expensive repairs, and can also prevent 
a sometimes catastrophic failure of equipment. 
One approach to monitoring the health of machinery 
involves scheduled recording and playback of vibration data 
over time to provide historical mapping of the machine 
using frequency and power spectral density analysis. By this 
process, degradation of machine internal components can be 
identified. Currently, to record machine vibration data, the 
output from an accelerometer is conveniently first connected 
to a signal conditioning module. The conditioned acceler- 
ometer signal is then recorded either on digital magnetic 
tape, analog magnetic tape, or a digital computer system 
with large random access memory. Alternatively, a spectrum 
analyzer may be periodically transported to the machine 
under observation for direct measurements. 
The current method for obtaining machine vibration infor- 
mation thus requires the use of bulky and expensive instru- 
mentation. It is difficult to transport such sophisticated 
equipment without increasing the already substantial cost of 
maintenance of such equipment. There is also a significant 
amount of lost labor time incurred due to the difficulties of 
transporting relatively fragile and bulky instrumentation. 
U.S. Pat. No. 4,977,516 to J.E. Shepherd discloses a data 
acquisition device which has the capability to receive input 
simultaneously from a plurality of vibration sensors using a 
microprocessor which stores and processes the data col- 
lected. One problem with such data acquisition devices is the 
need to digitize data prior to storing it. Digitized data 
requires a large amount of memory for storage and requires 
additional circuitry. Also problems exist where multiple 
analog inputs are needed because they are typically multi- 
plexed prior or subsequent to digitizing. Since the machine 
is rotating, compensation must be made for the fact that 
measurement signals may not actually be taken simulta- 
neously, and are generally taken at different points during 
the shaft rotation due to the multiplexing. Such a system 
requires additional softwarehardware to compensate for the 
2 
time delay which otherwise may result in the loss of desired 
information. As an example of such compensation, U.S. Pat. 
No. 4,608,650 to N.S. Kapadia uses non-recursive tracking 
digital filtering to determine a peak velocity or displacement 
5 of the rotating engine for processing sampled accelerometer 
data. In a different operating phase, the Kapadia apparatus 
determines the rotational location of the peak relative to an 
index or reference point on the rotating engine. 
U.S. Pat. No. 4,453,407 to Sat0 et al. discloses a sophis- 
10 ticated system which may be difficult and bulky to transport 
for on-site vibration analysis. 
U S  Pat. Nos. 4,313,178 to Stem et al., 4,989,179 to R.T. 
Simko, and 4,627,027 to Rai et al., disclose solid state 
analog memory elements but do not disclose circuitry for 
l5 recording of accelerometer information. Although R.T. 
Simko suggests that his analog memory storage element 
may be used to record vibration, he does not disclose how 
this should be accomplished. 
The presently available accelerator recording and analysis 
2o systems provide valuable information, but they are bulky 
and expensive. Consequently, a need exists for improve- 
ments in accelerometer recording devices to decrease their 
high cost, as well as their complexity and difficulties of 
25 transportation logistics. Those skilled in the art have long 
sought and will appreciate the novel features of the present 
invention which solves these problems. 
STATEMENT OF THE INVENTION 
The present invention is directed to a solid state analog 
30 acceleration recorder and playback module that is relatively 
light weight and low in cost. In one preferred embodiment, 
the recorder is battery powered. In this embodiment, the 
battery may conveniently be used to supply power to the 
accelerometer(s). Conditioning circuitry is included within 
the module to condition the accelerometer signal prior'to 
storage. This conditioning circuitry may include voltage 
dividers, amplifiers, and filters of various types. In a pre- 
ferred embodiment, adjustable components are available in 
the conditioning circuitry to change degrees of signal filter- 
ing as required. The memory for the recorder is comprised 
of a solid state analog storage chip. This chip may be 
removable to thereby allow the recorder module to be built 
into other monitoring equipment with only the storage chip 
itself being removed for playback at another time and place. 
With the present invention, there is no need for digitizing 
equipment since the analog storage chip stores analog sig- 
nals directly into its memory cells rather than digitizing the 
signals prior to storing. Digitized signals require more 
50 memory cells per each digitized sample than analog signals. 
For instance, an eight bit sample will require eight memory 
cells per sample as compared to an analog memory circuit 
which requires only one memory cell per sample. 
Multiple inputs can be accommodated with this device by 
55 adding additional memory chips and conditioning circuits 
without the need for multiplexing circuitry and software. 
This feature makes recording of simultaneous multiple ana- 
log signals no more complex and difficult than recording a 
single analog signal since no additional circuitry and soft- 
60 ware is needed for functions such as multiplexing, compen- 
sation for phase shifts caused by the multiplexing, etc. 
Additional analog memory chips may be configured in 
sequence to increase the time duration over which signals 
can be stored. A preferred embodiment analog memory chip 
65 includes digital addressing which allows for segmenting a 
recording duration. For example, a 16 second duration of 
recording may be broken into four 4 second segments. 
35 
40 
45 
5,576,49 1 
3 
A timing circuit is uscd for control of the analog memory 
chip(s). When activated, the timing circuit in turn activates 
the memory chip to begin recording or playing back. Manual 
switching may be used to activate the recording module 
and/or an automatic controller may be used. Data may be 
recorded at preselected times and/or at the occurrence of 
specific data level trip points. The timing circuit includes an 
adjustment to set the duration of the timing or playback 
operation to avoid overloading the analog memory storage 
chip. A timing circuit and/or the end of data control lines on 
individual analog memory chips may be used to provide a 
continuous loop playback. 
B R E F  DESCRIPTION OF THE DRAWINGS 
Other features and intended advantages of the present 
invention will be readily apparent by the references to the 
following’detailed description in connection with the accom- 
panying drawings, wherein: 
FIG. 1 is a diagrammatic representation of an accelerom- 
eter recorder and playback module in accord with the 
present invention; and 
FIG. 2 is a block diagrammatic representation of a mul- 
tiple channel accelerometer recorder and playback module 
in accord with the present invention. 
While the invention will be described in connection with 
the presently preferred embodiment, it will be understood 
that it is not intended to limit the invention to this embodi- 
ment. On the contrary, it is intended to cover all alternatives, 
modifications, and equivalents as may be included in the 
spirit of the invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
The present invention is directed to a solid state analog 
acceleration recorder and playback module which, in a 
preferred embodiment is battery powered and easily trans- 
portable for on site recording of accelerometer data. 
FIG. 1 discloses, in diagrammatic form, acceleration 
recorder module 10 in accord with the present invention. 
Although specific values or specific types of components are 
disclosed as preferred embodiment electronic components in 
FIG. 1, it is understood that other values/types of compo- 
nents may be used in many instances. It is also understood 
that while specific circuitry is disclosed, other circuitry may 
be substituted to produce a similar effect or for a similar 
function. Accelerometer 12 is shown connected to recorder 
module 10 and may include various associated circuitry, 
including amplifiers which may be used to increase the 
accelerometer output. Power for accelerometer 12 and any 
circuitry associated with accelerometer 12 is supplied by 
battery pack 14. In the present embodiment, battery pack 14 
includes three nine volt transistor batteries. Additional bat- 
teries may be used as necessary to power supplementary 
circuitry which may include additional features or enhance- 
ments of recorder module 10 as described hereinafter. Bat- 
teries other than nine volt transistor batteries may be used 
although the use these batteries provide for a lightweight, 
easily transportable, recorder module 10. Switch 16 may be 
used to turn off and on circuit power from battery pack 14. 
Switch 16 may be either a manual switch or electronic 
switch or relay depending on the application of recorder 
module 10. In this embodiment, 27 volts are applied to 
accelerometer 12 through current regulator diode 18 which 
regulates direct current to approximately two to four milli- 
amperes in amplitude. Current regulator diode 18 as shown 
4 
is a 1N5298 type diode. Capacitor 20, a 1 microfarad 
capacitor, is used to filter the 27 volt output of battery pack 
14 prior to application to 5 volt regulator 22. A regulated 5 
volt output from 5 volt regulator 22 is further filtered by 
capacitor 24 which is shown as a 22 microfarad capacitor. 
Circuit power also activates a green “power on” indicator in 
the form of light emitting diode 26. Resistor 28, shown as 
470 ohms, limits current through LED 26. Regulated 5 volts 
is used to supply power to recorder module 10 circuitry 
which includes analog storage memory component 30, 
shown as an ISD 1016 integrated circuit, and timer compo- 
nent 32, shown as a 555 timer integrated circuit. 
Timer component 32, as well as other associated timing 
circuitry, is used to control the period of operation of 
15 memory component 32 during which analog signals from 
accelerometer 12 are either stored or played back. Switch 34 
is used to initiate operation of timer component 32. Switch 
34 may be either a manual switch and/or some type of 
electronic switch which may allow for automatic recording 
20 such as might occur if a trip point is activated in circuitry 
associated with accelerometer 12. Switch 34, which is 
normally open, may be closed to produce zero volts or a 
“logic low” condition at pins 2 and 4 of timer component 32. 
Resistor 36, shown with a value of 10 kilo-ohms, limits 
25 current which flows through switch 34. A logic low condi- 
tion at pins 2 and 4 causes pin 3, shown connected to resistor 
44, to go from a logic low condition to a logic high condition 
for a predetermined amount of time dependent upon the 
values of capacitor 38 and variable resistor 40. In a preferred 
30 embodiment, capacitor 38 has a value of 30 micro-farads 
and variable resistor 40 is a ten turn 1 mega-ohm potenti- 
ometer. Due to the fact that different analog storage memory 
components have different storage capacities, the time dura- 
tion of the pulse, or pulse width, produced at pin 3 of timer 
35 component 32 should be adjusted to match the operation of 
analog memory component 30. A visual indication of 
recording or playback operation is provided by red light 
emitting diode (LED) 42 which is activated so long as a 
logic high condition occurs at pin 3. Resistor 44, shown with 
40 a value of 270 ohms, limits current through LED 42. A high 
logic condition at pin 3 of timer component 32 also turns on 
NPN transistor 46 to produce a logic low at the collector of 
transistor 46. This causes a logic low condition at the 
collector of transistor 46 and also a logic low condition at the 
45 chip enable (CE) and the power down (PD) pins of analog 
storage memory Component 30. Resistor 48 limits current 
flow through transistor 46. 
Although an ISD 1016 integrated circuit (i.c.) is disclosed 
for use as analog memory component 30, other analog 
50 memory integrated circuits (i.c.’s) may also be used depend- 
ing on the desired duration of the analog signal to be 
recorded and the frequencies of the signal anticipated. The 
ISD 1016i.c. has enough memory to record for a duration of 
16 seconds with a bandpass of 3.4 Khz. An ISD 1020 may 
55 be used for a duration of 20 seconds and has a bandpass of 
2.7 Khz. An ISD 1012 is also available to record for 12 
seconds with a bandpass of 4.5 Khz. Other analog memory 
devices may also be used as available. Memory components 
may be also be cascaded to increase the available recording 
60 duration. Variable resistor 40 is used to set the period of 
operation of memory component 30 to be less than the total 
time during which memory component 30 can record or 
playback to avoid memory overflow. By using the ISD 1016 
i.c. which has a total memory capacity to allow 16 seconds 
65 of data to be recorded, the time period is preferably set at 15 
seconds by use of variable resistor 40. The record and 
playback time period are both determined by the setting of 
1o 
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resistor 40 and are, therefore, of the same duration in a components that are analogous to those discussed in con- 
preferred embodiment of the present invention. If recording nection with FIG. 1. Signal coilditioning circuits 1Ok-102g 
time periods are segmented, for instance, into four 4 second may be used to condition multiple analog signals which are 
periods, it may, in some cases, be desirable to have an applied to input terminals 104a-104g respectively. Each 
approximate 16 second playback to show trends or for other 5 input terminal 104a-104gprovides a separate signal channel 
purposes. Digital counting circuitry and indicating means so that simultaneous recording can be made without the need 
may also be used with segmented recording periods so as to for analog to digital converters, multiplexing circuitry, com- 
indicate which segments are being used and to coordinate pensation software, and so forth. If desired, one channel may 
operation thereof. While address lines from pins 1-10 of be used to provide a shaft rotation input signal which will be 
memory component 30 are shown grounded, it is possible to 1o available simultaneously with various accelerometer signals 
use memory component as an addressable component if, for for synchronization purposes or shaft orientation purposes. 
instance, the circuit is under micro-computer control. Although seven input channels are shown in FIG. 2, the 
Switch 50 determines whether analog memory compo- number of channels may be more or less as desired. Analog 
nent 30 is in a record mode or a playback mode and may be memory components 106a-106g are shown associated with 
either a manual switch as shown or an electronic switch. 15 inputs 104a-104grespectively. While one analog memory 
Capacitors 52 and 54 are power filters and each have a value component is shown associated with each channel, it would 
of 0.1 micro-farads in a preferred embodiment. When be possible to have greater numbers of analog memory 
memory component 30 is in a playback mode as determined components associated with each channel to increase storage 
by switch 50 and timer component 32, then analog data is capacity per channel. Outputs 112a-g are available for 
played back between terminal 14 of memory component 30 2o external connection to vibration analysis equipment. 
and ground. An end of data signal (EOD) which is available Switches 108b4,  J g. are indicated as associated with 
at the EOD t a m h a l  goes from logic high to logic low as an their respective channels. Many arrangements of these 
end of data mark for external devices such as a spectrum switches may be made as will be discussed. As illustrated, 
analyzer. The EOD data line may also be used to transfer switches 108b, c,d may be used to allow for parallel or 
data to additional cascaded chips to extend recording/Ph’- 25 simultaneous operation of channels a-d or may optionally be 
back time. Memory component 30 may be socket mounted used to connect several analog memory components to 
SO as to be removable from the circuit dmwn in FIG. 1 channel “a” so that data storage capacity may be selectively 
without the r~eed for desoldering by applying heat at a increased for at least one channel. Switches 108b-d may be 
temperature high enough to melt solder at the individual pins moved to the position opposite from that shown in FIG. 2 to 
of memory component 30. The advantage of this feature is 3o connect their respective analog memory components 
that only memory component 30 would have to be carried to 106b-d to channel “a9’, with proper control signals from 
a playback device located at a more convenient location. timing circuit 110, four times as much data may be stored 
This feature could also be applied to a removable memory with respect to channel “a” as would have been possible 
board for playback at a more convenient location and which otherwise. Switches 108Jg allow three times as much data 
might contain either a plurality Of  individual transducer 35 to be stored with respect to channel ‘‘e” as would have been 
signal recordings or perhaps a single more lengthy record- possible without switching. Alternatively, switches 108b4,  
ing. Multiple analog memory component circuitry is shown J g  may be set for parallel operation of all channels. It will 
in FIG. 2 which is discussed hereinafter. be appreciated that other possible operating modes are also 
Resistors 56 and 58 are used to attenuate an analog conceivable using these same switches. On the other hand, 
accelerometer signal from accelerometer circuit 12 and to 40 it may be more desirable to use multiple pole switches 
establish, in a preferred embodiment, a 50 millivolt peak to connecting simultaneously to all or most channels and 
peak analog signal at pin 20, the analog input terminal of having only two possible switch positions to make operation 
memory component 30. Resistor 56 has a nominal value of more convenient. It is also possible that switches may be 
47kilo-ohms and resistor 58 is a 1 kilo-ohm potentiometer electronically controlled for operation as desired. Those 
used for scaling the analog accelerometer signal. Capacitor 45 skilled in the art will realize that other arrangements, num- 
60 is used to block direct current voltage from battery pack bers, and/or combinations of switches may be used. 
14 entering the attenuation circuitry formed of resistor 56 Timing control 110 uses EOD (end of data) lines 114 for 
and 58. Capacitor 61, nominally having a value of 1 micro- operation of analog memory components 106a-g although 
farad, blocks D.C. signal components including any offset this is not mandatory since timing signals can be generated 
bias that may be developed and allows only dynamic Signal 50 without the EOD signals. In practice, lines 114 may be 
to reach analog signal input 20 of memory component 30. connected directly to each subsequent analog memory com- 
Additional filter conditioning circuitry besides capacitor 60 ponent if it is desired to dedicate the circuit to cascade 
and resistors 56 and 58 may also be used as desired. Such operation. Alternatively, timing control 110 may be used for 
conditioning circuitry may include bandpass filters, cycle selective connection of lines 114 as desired. Such selective 
counting Circuitry, high pass filters, low Pass filters, etc. and 55 operation may include a cascade mode or a parallel mode or 
may be similar to circuitry shown in U.S. Pat. NO. 4,977,355 Some combination of the two with Some channels having 
to R.J. Bozeman which is incorporated herein by reference. cascaded memory components as desired. As each analog 
Incorporation of filter conditioning circuitry within recorder memory component reaches capacity, an end of data flag is 
module 10 reduces noise, interference, and ground loop set and applied to the appropriate line 114 which prompts 
error which may otherwise occur with separate conditioning 60 timing circuit 110 to initiate operation of a subsequent 
circuitry and recording apparatus. analog memory component via control lines 116. Control 
Without substantial change in weight, basic circuitry lines 116 may each comprise several connections to each 
shown in recorder module 10 may be modified to provide analog memory component since several terminals are 
additional sophistication as shown in recorder module 100. involved in controlling each analog memory component. At 
Most blocks shown.in FIG. 2 have analogous counterparts 65 least one or more of EOD lines 114 may also be used as an 
shown in FIG. 1. Analog channels a-g in FIG. 2 include output for use in synchronizing externally located vibration 
inputs with associated conditioning circuits and memory analysis machines (not shown). The circuit configuration of 
5,576,491 
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recorder 110 may be optimized with knowledge of specific 
operating specifications. 
Mode control circuitry may include switches or other 
means to interface to a user for selection and indication of 
the desired operating mode. These controls may be rather 
sophisticated or elementary depending on the operating 
specifications desired. However, even with sophisticated 
operations, the overall weight of recorder module 100 will 
be quite low-typically less than 4 kilograms due in main to 
the light weight analog memory components and the com- 
bined signal conditioning components. It may be desirable 
to have a low power CMOS computer chip for use as a 
combination mode control 18 and timing 110 circuit. 
Switch 120 may be used to initiate recording or playback 
after mode of operation is determined. Switch 120 may be 
an electronic switch operated by other control circuitry. As 
well, isolating circuitry 122 may be used to receive a control 
signal from machinery which is being observed by controller 
124 to automatically initiate operation. Controller 124 will 
typically be physically attached to monitoring equipment 
(not shown) so that substantial electrical noise and/or ground 
loops may exist between controller 124 and isolated input 
122. By using isolated input 122 containing isolating cir- 
cuitry such as optical isolation means, noise and/or ground 
loop problems which may trigger false alarms can be greatly 
reduced. 
The foregoing description of the invention has been 
directed in primary part to a particular, preferred embodi- 
ment in accordance with the requirements of the patent 
statutes and for purposes of illustration. It will be apparent, 
however, to those skilled in the art that many modifications 
and changes in the specifically described recorder module 10 
or 100 may be made without departing from the scope and 
spirit of the invention. For instance, individual circuits 
shown and described may be combined into a single circuit 
or circuit element. Therefore, the invention is not restricted 
to the preferred embodiment illustrated but covers all modi- 
fications which may fall within the spirit of the invention. 
I claim: 
1. An acceleration recorder and playback module respon- 
sive to an analog signal from an accelerometer transducer, 
said analog signal having an amplitude that varies respon- 
sively to acceleration, comprising: 
an accelcromcter signal amplitude regulating circuit, said 
circuit including means for regulating said amplitude of 
said analog signal said accelerometer signal amplitude 
regulating circuit comprising an output contact for 
outputting an amplitude regulated analog accelerom- 
eter signal; 
a solid state analog signal storage integrated circuit for 
storing said amplitude regulated analog accelerometer 
signal, said solid state analog storage device having a 
storage capacity to store said amplitude regulated ana- 
log accelerometer signal for a first predetermined time 
duration, said solid state analog signal storage inte- 
grated circuit having an analog signal input connection 
for receiving said amplitude regulated analog acceler- 
ometer signal, at least one terminal for receiving a 
playback-record control signal, and at least one acti- 
vation control terminal for receiving an activation 
control signal; 
a playback-record switching means, said playback- 
record switching means being operative to provide said 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
8 
playback-record control signal to said at least one 
terminal for receiving said playback-record control 
signal; and 
a timing circuit including means for producing a timing 
signal having a second predetermined time duration 
less than or equal to said first predetermined time 
duration, said timing circuit having output circuitry 
connected to said at least one activation control termi- 
nal to provide said activation control signal for 
enabling operation of said solid state analog signal 
storage integrated circuit for said second predetermined 
time duration. 
2. The apparatus of claim 1, further comprising: 
a housing for protectively enclosing said accelerometer 
signal conditioning circuit, said solid state analog sig- 
nal storage integrated circuit, said playback-record 
switching means, and said timing circuit. 
3. The apparatus of claim 1, further comprising: 
a battery power supply for providing operating power for 
said solid state analog signal storage integrated circuit 
and said timing circuit, and 
a current regulating diode for said accelerometer signal 
amplitude regulating circuit, said diode being con- 
nected in series with said accelerometer and said bat- 
tery power supply output, said diode being operable for 
regulating electrical current from said battery power 
supply to said accelerometer. 
4. The apparatus of claim 1, wherein: 
said solid state analog signal storage integrated circuit is 
mechanically attachable and detachable from said 
accelerometer record and playback module. 
5. The apparatus of claim 1, further comprising: 
a plurality of solid state analog signal storage integrated 
circuits, and 
at least one switch to switch between a first state of 
operation during which each of said plurality of said 
solid state analog signal storage integrated circuits are 
sequentially activated, and a second state of simulta- 
neous operation during which each of said plurality of 
said solid state analog storage integrated circuits are 
simultaneously activated. 
6.  The apparatus of claim 5, further comprising: 
an end of data control terminal associated with each of 
said solid state analog signal storage integrated circuits, 
and 
said at least one switch being connected electrically to 
said end of data control terminal of at least one of said 
solid state analog signal storage integrated circuits. 
7. The apparatus of claim 1, further comprising: 
a plurality of accelerometer signal amplitude regulating 
circuits, and 
a plurality of solid state analog signal storage integrated 
circuits each having an associated analog signal input 
connection for receiving an amplitude regulated analog 
accelerometer signal from a respective one of said 
plurality of accelerometer signal amplitude regulating 
circuits, said plurality of solid state analog signal 
storage devices being simultaneously activated. 
* * * * *  
